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[571 ABSTRACT 
A new and improved apparatus and method for phase 
detection in binary signal tracking loops wherein two 
bandpass detectors are alternately interchanged be- 
tween electrical connection with two local code refer- 
ence tracking signals in order to cancel any adverse 
effect of gain imbalance in the bandpass detectors and 
direct current offset or drift. The incoming signal is 
multiplied with the two local reference signals in a 
mixer circuit to form first and second product signals 
which are each separately provided to two bandpass 
detectors to form error signals. A dither generator con- 
trols a first switching circuit to alternately interconnect 
the two local reference signals to the mixer circuit dur- 
ing the step of multiplying and also controls a second 
switching circuit to alternately interconnect the error 
signals to a summing circuit to form a composite error 
signal representing a difference in levels of the two 
error signals from the detectors. The detectors are thus 
time shared in multiplex fashion between the two local 
reference signals. 
17 Claims, 8 Drawing Figures 
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APPARATUS AND METHOD FOR STABILIZED 
PHASE DETECI’ION FOR BINARY SIGNAL 
TRACKING LOOPS 
ORIGIN OF THE INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract and is sub- 
ject to the provisions of Section 305 of the National 
Aeronautics and Space Act of 1958. Public Law 85-568 
(72 Stat. 435; 45 U.S.C. 2457). 
BACKGROUND OF THE INVENTION 
1. Field of Invention 
The present invention relates to phase detection for 
2. Description of the Prior Art 
In phase detection for binary signal tracking loops, 
two bandpass detectors were used, one of which re- 
ceives an incoming signal modulated by a local digital 
reference signal, known as an early code, with pulses 
occurring slightly earlier in time than the desired track- 
ing signal, and the other of which receives an incoming 
signal modulated by a local digital reference signal, 
termed a late code, with pulses occurring slightly later 
in time than the desired tracking signal. The two band- 
pass detectors derived error signals which were 
summed to control a voltage-controlled oscillator 
(VCO) to ensure synchronism. However, equal gain 
levels in both bandpass detectors was difficult to 
achieve and maintain, with gain imbalance introducing 
improper changes in the level of the error signal. Fur- 
ther, direct current offset or drift in either detector 
compounded the problem. 
In an effort to reduce the effect of gain imbalance 
between bandpass detectors, another type of detector, 
known as a “tau-dither” loop, time-shared a single band- 
pass detector between two channels to reduce the ef- 
fects of gain drift and offset drift. However, time-shar- 
ing of a single bandpass detector reduced the effective 
processing time for each channel by fifty percent, caus- 
ing a degradation of tracking performance, particularly 
where the incoming signal had a low signal-to-noise 
ratio. 
SUMMARY OF THE INVENTION 
Briefly, the present invention provides a new and 
improved apparatus and method for stabilized phase 
detection in binary signal tracking loops to track an 
incoming signal in the presence of gain level changes 
and imbalance by using two local reference signals. 
The incoming signal is multiplied with the two local 
reference signals in a mixer circuit to form first and 
second product signals which are each separately pro- 
vided to two bandpass detectors which form error sig- 
nals from the first and second product signals, respec- 
tively. The error signals from the two bandpass detec- 
tors are then formed into a composite error signal. 
With the present invention, the two local reference 
signals are alternately interconnected to the mixer, 
while the error signals from the bandpass detector are 
alternately interconnected to the circuit which forms 
the composite error signal. In this manner, the two 
bandpass detectors are time-shared in time division 
multiplex fashion between the two local reference sig- 
nals so that each bandpass detector is continuously 
binary signal tracking loops. 
L 
ing an error signal. In this manner, the effects of gain 
imbalance between bandpass detectors and any direct 
current offset or drift on the formation of the tracking 
signal are compensated for without causing any degra- 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a schematic electrical circuit diagram of a 
binary signal tracking loop; 
FIGS. 2 and 3 are schematic electrical circuit dia- 
grams of prior art phase detectors used in the tracking 
loop of FIG. 1; 
FIG. 4 is a schematic electrical circuit diagram of a 
phase detector according to the present invention; 
FIGS. 5 and 6 are schematic electrical circuit dia- 
grams of portions of the phase detector of FIG. 4; 
FIG. 7 shows the average voltage output from the 
two bandpass detectors as a function of the phase differ- 
ence at the mixer; and 
FIG. 8 shows the resulting phase error voltage as a 
function of phase error. 
5 dation in tracking performance. 
10 
l5 
2o 
DESCRIPTION OF THE PREFERRED 
EMBODIMENT 
At the outset, a brief discussion of phase lock loops 
and prior art phase detectors is submitted to assist in 
understanding the present invention. In a phase lock 
loop L, a phase detector P receives an input signal and 
3o a signal from a waveform generator G and forms there- 
from an error voltage. The error voltage so formed is 
furnished through a loop filter F to a voltage controlled 
oscillator 0, commonly termed a VCO, whose fre- 
quency is controlled by the error signal. The VCO 
35 generates an output signal which is provided to wave- 
form generator G. In this manner, the incoming signal is 
tracked in the phase detector P. 
A fist  type (FIG. 2) of prior art phase detector loop 
is known as a delay lock loop or DLL and is disclosed, 
40 for example, in an article by J. J. Spilker, Jr., “Delay- 
Lock Tracking of Binary Signals”, IEEE Transactions 
on Space Electronics and Telemetry, Vol. SET-9, March 
In the delay lock loop (FIG. 2), the incoming input 
45 pseudo-noise (PN) code modulated signal is provided to 
mixer circuits 10 and 12 and multiplied by a code known 
as an “early code”, a timing signal whose pulses occur 
in time slightly in advance of the timing pulses of the 
signal being tracked and a tracking code signal known 
50 as. a “late code” signal whose timing pulses occur 
slightly later in time than the time of occurrence of the 
pulses of the signal being tracked. The early code and 
late code are formed in conventional digital code gener- 
ating circuitry. The output of the mixer 10 is provided 
55 to a first bandpass detector B-1 having a bandpass filter, 
square law circuit and low pass filter so that an error 
signal representing the phase error between the incom- 
ing input signal and the “early” code is formed and 
provided to a summing circuit 14 at an input thereof. In 
60 a like manner, the product signal formed in the mixer 12 
is provided to a second bandpass detector B-2 having a 
bandpass filter, square law circuit and low pass filter for 
forming an error signal which is also provided to the 
summing circuit 14. The summing circuit 14 sums the 
65 two error signals formed in the bandpass detectors B-1 
and B-2 and provides as an output result an error volt- 
25 
1963, pp. 1-8. 
receiving a product of the incoming signal and one of 
the two local reference signals and consequently form- 
age which is provided through the loop filter F (FIG. 1) 
for provision to the voltage controlled oscillator 0. 
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Another type of prior art phase detector (FIG. 3) is first product signal, and again in time division multi- 
known as a tau-dither loop or TDL and is disclosed in plexed format to a second bandpass detector 38. 
articles by Walter J. Gill, “A Comparison of Binary The bandpass detectors 36 and 38 form, from the 
Delay-Lock Tracking-Loop Implementations”, IEEE product signals presented thereto, error signals repre- 
Transactions on Aerospace and Electronic Systems, Vol. 5 senting the error between the incoming signal and the 
AES-2, July 1966, PP. 415-424; and by H. p. Hartman, desired local reference signal which are provided 
‘‘Analysis ofa  Dithering LOOP for PN Code Tracking”, through a second switching circuit 40 (FIGS. 4 and 6), 
IEEE Transactions on Aerospace and Electronic Systems, controlled by a signal 4 from a dither generator 42, to a 
Vol. AES-10, January 1974, pp. 2-9. summing circuit 44 which forms a composite error 
In the TDL circuit (FIG. 3) the incoming signal is 10 signal representing the difference in levels of the error 
signals from the bandpass detectors 36 and 38. As with 
through a switch 22 the early code and the late code the first switching circuit 34, the switching circuit 40 
during alternating intervals. The mixer 20 forms a prod- alternately interconnects the error signal from the band- 
uct from the signals furnished thereto which is pass detector 36 to both a positive input terminal 44a of 
forth above, to a summing circuit 26 which receives 44b of the summing circuit, while providing the error 
from a switch 28, operating in synchronism with the signal from bandpass detector 38 to such input terminals 
switch 22, appropriate bias levels to indicate the pres- of summing circuit 44 in reverse order to the error 
A dither generator 29, which is a local clock signal 20 switching circuit 40 is performed, in a like manner, to 
the first switching circuit 34 under control of the dither generator circuit, causes the switches 22 and 28 to oper- generator 42. 
Considering now the first switching circuit 34, the ate in time synchronism with each other. The operating 
bandwidth of the bandpass filter in the detector 24 and 25 to AND gates and 52, while the late code, 
C(t-8/2+~), is provided to AND gates 54 and 56. higher than the bandwidth of the tracking loop. However, with either of the two prior art phase de- AND gates and 56 receive the timing signal from 
tectors discussed above, problems were present. In im- the dither generator 42 while an inverter 58 inverts such 
plementing the DLL of FIG. 2, difficulties occur in timing signal and provides the inverted timing signal 
maintaining a close match between the two bandpass 3o to AND gates 52 and 54. The timing signal is logic 661,, 
noise ratio. Any imbalance in gain, and any direct cur- generator 42. 
rent offset or drift between the two detectors causes An OR gate 60 is connected to the output of AND 
error in tracking. The TDL (FIG. 3) Overcomes the gates 50 and 54, while an OR gate 62 is connected to the 
problem of imbalance between two bandpass detectors, 35 outputs of AND gates 52 
however, at the cost of a reduction in tracking perfor- With the switching circuit 34 configured in the man- 
mance in the presence of noise. In the article referenced ner set forth above, during intervals when the timing 
above, it is stated that approximately 3 decibels (dB) in is h g i c  -1” level, AND gate 50 is enabled to 
noise performance is lost, an undesirable feature when pass the early code c through the OR gate 60 to 
low signal-to-noise ratios are present in digital data 40 the first mixer multiplier 30, while AND gate 56 is 
communication, such as with orbiting or interplanetary enabled to pass the late code signal through OR gate 62 
spacecraft. to the second mixer multiplier 32. Conversely, during 
With the present invention, a detector D (FIG. 4) half-cycles of the timing signal q when the level of such 
receives the pseudo noise (PN) code modulated input signal is logic “ ~ 9 ,  the inverted output of inverter 58, q 
signal at a first mixer multiplier 30 and a second mixer 45 enables the late code to pass from AND gate 54 through 
multiplier 32. The mixer multipliers 30 and 32 are alter- OR gate 60 to the first mixer multiplier 30 and similarly 
nately electrically connected, in a manner to be Set forth enables AND gate 52 to pass the early code through the 
below, through a first switching circuit 34 to an early OR gate 62 to the second mixer multiplier 32. 
code signal, c( t  + A12 + 71, whose bit interval Occurs In this manner, switching circuit 34 forms a compos- 
a short time interval, A/2, prior to the desired bit inter- 50 ite code signal c,, which is a time-division multiplexed 
val of the tracking signal to be formed, and to a late composite of alternating half-cycles of the early code 
code, C(t - A12 + 71, whose bit interval occurs a and the late code as output signal through OR gate 60. 
similar short A/2 interval after the desired occurrence Further, a second composite code signal c2 ,  also a time- 
of the data bit interval of the reference signal to be division multiplexed composite of alternating half- 
formed. The time duration of the two combined time 55 cycles of the early code and the late code, but in oppo- 
intervals, A, is preferably equal to the bit rate of the site order from the code signal C,, is formed in switch- 
incoming signal. ing circuit 34 and provided as an output signal from OR 
The first switching circuit 34 (FIGS. 4 and 5) alter- gate 62. 
nately interconnects each of the mixer multipliers 30 The mixer multipliers 30 and 32 receive the code 
and 32 during alternate half-cycles of the early code and 60 signals C, and C2, respectively, and form from these 
late code signal to one or the other of such code signals code signals and the incoming PN modulated input, 
so that a first product signal, X I  + n, ,  with nl  being AC(t)cos(wt)+n(t), with n(t) representing noise, prod- 
noise, representing a time multiplexed product of the uct signals (x ,  + n,), and (x2 + n2) with n ,  and n2 repre- 
early code and late code is provided to a first bandpass senting noise, respectively. The product signal x, + n ,  
detector 36. Similarly, the second mixer multiplier 32 65 is provided to bandpass detector 36, while product 
forms a second product signal, x2 + n2, with n2 being signal x2 + n2 is provided to bandpass detector 38. 
noise, representing the product of the input signal and Bandpass detector 36 forms an error signal Z,, while 
the early code and late code, in reverse order from the bandpass detector 38 forms an error signal Z2.  The error 
provided to a 20 which alternately receives 
provided through a bandpass detector 24, of the type set 15 the summing circuit 44 and a negative input terminal 
ence of the early code or late code to the multiplier 20. signa1 from the bandpass detector 36* Switching Of the 
frequency Of the dither generator 29 is lower than the early code, C(t+A/2+7), is provided as an input signal 
detectors B-1 and B-2 Over a wide range of signal-to- during one half-cycle of each clock period of the dither 
56. 
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-continued 
lim 1 
T+m 2T - 
signals Z, and Z2 contain therein time division-multi- 
plexed, filtered alternating half cycles of the product by 
multiplying the early code and the late code, respec- 
tively, with the incoming signal. 
The switching circuit $0 demultiplexes the error sig- 5 
rials 2, and zzand forms therefrom a continuous 66early99 
signal at the positive input 44a of the summing 
circuit 44 and a continuous “late” error signal at the 
negative input 44b of the summing circuit 44. 
analog gates 64 and 66 thereof are enabled during the 
half cycle of time intervals when the timing signal q is 
logic “l”, as indicated schematically in FIG. 6, to pass 
because the process is assumed to be ergodic, that is the 
time average of the signal equals the statistical average. 
Expanding ‘quation (I) in 
Rt2(A) = < XI(OX~(~ + A) > + < nl(On,(t + A) > 
+ < xl(on2(r + A) > + < 4 1  + A)n,(t) > = 
Rx,,(A) + R n I , , # 4  (2) 
where two terms were eliminated because the noise and 
Considering now the second switching circuit 40, 10 
the 
positive 
Similarly, the analog gate 66 is simultaneously 
to pass the error signal Z2from the bandpass detector 38 
signa1 zl  from bandpass detector 36 to the signal are uncorrelated. Ofthe two remaining terms, the 
44a Of the summing amplifier 44. l5 noise crosscorrelation term R,&) will be analyzed 
hereinbelow to prove that n, and n2 are uncorrelated. 
Substituting the proper functions for n, and n2 gives 
A A (3) Rqn2 0‘) = < [n(f)c(f + 7 - F )I [n(f + h)C(f + 7 + A 4- T )] > 
A = < n(f)n(t + A) > < c(f + 7 - )c(f + T + A + 7 ) > 2 
to the negative input 44b of the summing cir- But the input noise process n(t) is assumed to be white, 
cuit 44. During alternate half-cycles when the output q 25 so that 
of the dither generator q is logic “O”, the inverted out- 
put qfrom the inverter 58 enables the error signal Z, 
from the bandpass detector 38 to pass to the positive 
input terminal 447, while an analog gate 70 is energized 
to permit the error signal Z I  from the bandpass detector 30 which is 
36 to pass to the negative input terminal 44b of the 
summing amplifier 44. 
In this manner, it has been found with the present 
invention that the direct current offset feature of the 
tau-dither loop can be obtained without degrading 35 
tracking performance, even at low signal-to-noise ra- 
tios. 
ANALYSIS OF OPERATION AND 
NO < n(t)n(f + A) > = RAW = 2 &A) 
only for A = o. Therefore, 
RnIn2 (A) = 
AZO 
< C ( f + T - T ) ) C ( f + T + ? - > , h = O  A A 
However, from the autocorrelation properties of the 
ADVANTAGES 40 PNcode, 
In the detector D, the switching circuit 34 alternately 
product signals formed between the incoming signal 
and the early and late codes. 
As set forth above, the 
plus noise n l ,  is formed in alternating half-cycles by 
mixer multipliers 30 and 32 as the early code is fur- 
nished thereto from the switching circuit 34. Similarly, 
a “late” correlation signal X,, plus noise n,, is formed in 
alternating half-cycles in reverse order from the “early” 50 statistically independent. 
signal by mixer multipliers 30 and 32 as the late code is 
furnished thereto from the switching circuit 34. Fur- 
ther, the switching circuit 40 routes the early and late 
correlation signals to the summing circuit 44 so that the 
early signal is present at input 44a and the late signal at 55 
input 446 of the summing circuit 44. Thus, the signal at 
input 44u is effectively the output of all early correla- 
tion operating over two half-cycles, and the signal at 
input 44b is effectively the output of a late COrrelatOr. 
output of the ‘‘early” COrrelator is x2 3. nz. The Cross- 
correlation between the two detector outputs is 
(’) 
interconnects the bandpass detectors 36 and 38 to the < c(f + T + F)c(f A + T + F )  A > =+ Z 0
correlation signal 45 when the code is long, which is the typical case. Thus 
R n I n 2 W  =: 0 (4) 
which shows that n l  and n2 are un,-.orrelated. since they 
are ~ ~ ~ ~ ~ i ~ ~ ,  as will be set forth, n, and n2 are also 
since th  detected noise outputs n l ,  and n12 are func- 
tions of the noise variable n,; and, similarly n21 and n22 
are functions ofn,, it can be concluded that rill is statisti- 
cally independent of both nz, and fizz, as is ~k 
based on the Same argumerlt used by Hartmann 
in following the article analysis. previously referenced, is important to the 
Bandpass detector 36 has an input bandwidth w, 
(two-sided), an output bandwidth B1 (one-sided), and a The output of the “late” correlator is X I  + nl, and the 60 square-law device with a gain constant kl  and a dc offset 
yl. The output of the detector is comprised of a compo- 
nent near zero frequency and a noise component of 
bandwidth B, ol1 and rill, respectively for the late cor- 
relator). The “signal” output is 
YII = kIVl(1 + PLI) + “I  
R12(h) = < [xI(O + ni(t)I[xdr + A) + nz(r + A)] > 
65 
( 5 )  
where the time correlation function is used, 
R,(A) = < X( f ) f l f  + A) > = where 
7 
4,119,926 
8 
and 
&(T - ) < C(t)C(f + T - ) > 2 2 
lo The time-averaged value of e, is the error voltage de- 
The result is shown in FIG. 7 as a function of r /A and 
is based on the condition that the detector input band- 
sired from the phase detector, which is denoted D(~) ;  
width W, is small compared to the code rate l/A, so O(7) = < e&,T) > = &bil(LT) + Y i 2 ( f J )  - Y 2 1 ( 5 T )  
that the signal input to the square law device is a sine- 15 - Y z r ( f ~ T ) l  :9) 
wave of amplitude 
Substituting from (7) into (9) yields: 
i.e. the first mixer and bandpass filter form a correlator 
for the code. It is known in the art that the output of a 
square law detector with sine wave form a d  Gaussian 
noise input has a mean value given by Equation (5). 
law detector output is 
which shows that the offset voltages are removed in the 
output. The term in brackets is the familiar delay detec- 
tor function shown in FIG. 8. In particular, for small 
Moreover, it is known that the variance of the square 25 Phase ( I 1) < 0.5A)9 
A 
R ~ ( T  - T) - R:(T + 2 = (0.5 + ~ ) 2  A - (0.5 - ~ ) 2 ( " )  h 
- A  
2T -- P Gd( l  + 11 ) P 
30 and 
kl + k2 where Pis the signal power and the output bandwidth is 
equal to W,. For the particular case under analysis, 
these results can easily be extended to give the variance 
of n l l  as 
WT)  = .42 (7) (%), 1 %  I < 0.5 
The tracking perfomance of a loop is deter- 
mined for small errors around the lock point, i.e., for 
35 small values of T/A. In that case the loop can be de- 
scribed by a linear model in which the phase detector is 
represented by its gain at the point r/A = 0, which is 
simply the slope of D(r) near its origin. That slope IS 
(6) 
VOr(n1J = 4 = GV% w, ) (1 + 2PLJ 
If B, is sufficiently smaller than WI, e.g. 40 
kl + k2 (12) 
D'(T) = dqO = A 2 ( 7 ) ,  I % I < 0.5 
Wl d (%) - 2 loo, 
2 4  
For the special case of kl = k, = k, which is convenient 
rill is approximately Gaussian. Note that nl I  is zero- 45 for comparing noise effects, 
mean by definition. The dc component of the detector 
YIP 
output due to detected noise is included by definition in 
detectors, that is each of the two detectors 36 and 38 50 
O(T) = kA2(7/A) 113) 
Results similar to Equations (5) and (6) for the four and 
D ' ( T )  = kA2 (14 ) 
during two alternating half-cycles, are summarized as 
Equation (8) can be rewritten as 
2B2 
ai2 = eq:( W, ) (1 + 2pL3 y , ,  = k2q2(1 + pL2)  + v2 where time and delay arguments have been suppressed 
for convenience. Then the mean square of e ,  is 
4,119,926 
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< d 1 2 >  = < d : >  = 1 is the signal-to-noise ratio computed in the equivalent 
noise bandwidth (2B) of the lowpass filter, and 
and 
< did2 > = 0 
Moreover, it has been shown that 
is the signal-to-noise ratio computed in the bandpass 
filter bandwidth W. 
In any of the detector configurations shown, the 
and, since all y,, are constants and all nmk are zero-mean, lo noise input is multiplied by the local code and then 
bandpass filtered. Since the local code is a pseudoran- 
dom binarv seauence of unit amolitude. it can be satis- 
< nIlnz2 > = < n2pI2 > = 0 
<yp,,> =y,<n, , ,k> = O , a l l i i k , m  
Substituting all of these equations into Equation (15) 
yields 15 
factorily iodeied as a random vkable with the follow- 
ing probabilities. 
p(C = +1) = p(C = -1) = 0.5 (21) 
The noise output of the mixer, nl  in FIG. 4, can thus be 
described bv 
< eD2 > = J[(y22 - Y11)' + cy21 - Y!2)21 + h [ ~ l 1 2  + 
(I6) 
From Equation (S), the square of the average value of 
.-I; + .-*I2 + 02221 
eD is 
& l l - Y 2 d 2 +  f b 1 2 - y 2 1 ) 2 +  & l l - Y 2 d  
CVlZ  - Y21) (17) 
From Equations (16) and (17), the variance of the phase 
detector output is 
vaded = &[uIl2 + (r1? + .-212 + ~22221 + fbll- 
Y22Y + icy12 - Y21)2 - 10111 - Y22) cy12 - Y2l) (18) 
Clearly, the variance of eDis a function of the difference 
in detector outputs due to imbalance and phase error. In 
oreder to complete a comparative analysis under bal- 
anced conditions, the following assumptions are made. 
7 = 0  
k, = k2 = k 
w, = w, = w 
B, = B2 = B 
VI = v, = 0 
Under these conditions, 
Yl l  = Y,, = Y12 = Y22, .-:I = .-:I = 
But the noise is Gaussian, and therefore has a symmetri- 
(22) 
25 cal probabiity density function, so that 
f i n l  d v) = en z -'V) 
Substituting Equations (21) and (22) into (23) yields 
30 f i n ,  5 0 = f i n  5 V) (24) 
which indicates that the probability distribution of n I is 
the same as that of n(t), which is Gaussian. 
The whiteness of the noise at the mixer output can be 
35 demonstrated by means of the autocorrelation function. 
Since the noise input is assumed to be white, its autocor- 
relation function is 
NQ 40 R,(T) = -2 W )  
and that of the local code (of length L) is given by 
(25) 
50 where j is any integer. Since the noise and local code are 
of the product is just the product of R,(.r) and R,(.r). 
Substituting these equations in Equation (l yields statistically independent, the autocorrelation function 
Var(eD) = 4k2NiWB [ I  + -1 a2 (I9) Thus 
55 NO (27) 
The error variance can now be normalized with respect 
to the phase detector gain (slope) from Equation (14) to 
give 
R A T )  = R,(T)R,(T) = 2 W = R , , ( 7 )  
Therefore, the noise output of the mixer is white. 
The foregoing disclosure and description of the in- 
(20) 60 vention are illustrative and explanatory thereof, and 
various changes in the size, shape, materials, compo- 
nents, circuit elements, wiring connections and contacts 
as well as in the details of the illustrated circuitry and 
construction may be made without departing from the where 
65 spirit of the invention. 
S A' (F)o = I claim: 1. A stabilized phase detector for a signal tracking 
loop to track an incoming signal in the presence of gain 
4,119,926 
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level changes and imbalance using two local reference 
signals, comprising: 
(a) mixer means for multiplying the incoming signal 
with the two local reference signals to form first 
and second product signals; 
(b) first bandpass detector means for forming an error 
signal from the first product signal for tracking the 
incoming signal; 
(c) second bandpass detector means for forming an 
error signal from the second product signal for 
tracking the incoming signal; 
(d) means for forming a composite error signal from 
9. The detector of claim 8, wherein said means for 
summing means having a positive input terminal and 
10. The detector of claim 9, wherein said second 
switch n ~ a n S  operates in repeated operating half-cycles 
and comprises: 
(a) first electronic switch means for connecting the 
error signal from said first bandpass detector means 
to said positive input terminal and said negative 
input terminal during alternate operating half- 
cycles; and 
the error signal from said second bandpass detector pass detector means; and means to said positive input terminal and said nega- 
tive input terminal during alternate operating half- 
cycles opposite the operating half-cycles of said (1) first switching means for alternately intercon- 
first electronic switch means. necting the two local reference signals to said mixer means; and 
(2) second switching for inter- means for controlling the operation of said first and 
connecting the error signals from said first and 
second detector to said 2o 12. The detector of claim 11, wherein said means for 
for forming to thereby compensate for gain im- 
balance and level drift in said bandpass detector 
means. 
obtaining the difference in amplitude comprises: 
a negative input terminal. 
the error signals from said first and second band- (b) second switch for connecting 
15 (e) switching means comprising: 
11. The detector of claim 1, further including: 
second switching means. 
controlling comprises: 
means for operating said first and second 
means in synchronism with each other. 
2. The detector of claim 1, further including: 13. A method of phase detection with bandpass detec- 
means for conducting the composite error signal to a 25 tor means to track an incoming signal in the presence of 
voltage controlled oscillator to form a tracking gain level changes and imbalance using two local refer- 
signal. ence signals, comprising the steps of: 
3. The detector of claim 2, wherein the two local (a) multiplying the incoming signal with the two local 
reference signals comprise a code signal having pulses reference signals in two mixers to form first and 
occurring earlier in time than the tracking signal and a 30 second product signals; 
code signal having pulses occurring later in time than (b) forming a first error signal from the first product 
the tracking signal, and wherein: signal for tracking the incoming signal; 
said first switching means comprises means for alter- (c) forming a second error signal from the second 
nately interconnecting the early code signal and product signal for tracking the incoming signal; 
late code signal to said mixer means. (d) forming a composite error signal from the error 
4. The detector of claim 1, wherein said mixer means signals by: 
(1) alternately interconnecting the two local refer- 
(a) first mixer multiplier means; and ence signals to the two mixers during said step of 
(b) second mixer multiplier means. multiplying to thereby multiplex the two local 
reference signals in the first and second product 
signals; and means for conducting the composite error signal to a 
voltage controlled oscillator to form a tracking (2) alternately interconnecting the first and second 
signal. error signals to thereby demultiplex same and 
6. The detector of claim 5, wherein the two local thereby compensate for gain imbalance and level 
reference signals comprise a code signal having pulses 45 drift in said bandpass detector means. 
occurring earlier in time than the tracking and a 14. The method of claim 13, further including the step 
code signal having pulses occurring later in time than conducting the composite error signal to a voltage the tracking signal, and wherein: controlled oscillator to form a tracking signal. 
15. The method of claim 14, wherein the two local said first switching means comprises means for alter- 
'Ode signal and 50 reference signals comprise a code signal having pulses 
occurring earlier in time than the tracking signal and a 7. The structure of claim 6, wherein said first switch- code having pulses occurring later in time than 
interconnecting comprises: 
late code signal to the 
35 
comprises: 
5. The detector of claim 4, further including: 40 
Of: 
nately 
late code signal to said mixer means. 
the 
ing Operates in repeated Operating half-cycles the tracking signal, and wherein said step of alternately 
(a) first switch for con- alternately interconnecting the early code signal and 
and comprises: 
necting the early code signal to said first mixer 55 
multiplier means and said second mixer multiplier 
(b) second electronic switch means for electrically 
connecting the late code signal to said fmt mixer 
multiplier means and said second mixer multiplier 60 
means during alternate operating half-cycles oppo- 
site opposite the operating halfcycles of said first 
electronic switch means. 
8. The detector of claim 1, wherein said means for 
means for obtaining the difference in amplitude of the 
error signals from said first and second bandpass 
detector means. * * * * I  
16. The method of claim 15, wherein said step of 
(a) electrically connecting the early code signal to the 
two mixers during alternate operating halfcyCles; 
and 
(b) electrically connecting the late code signal to the 
two mixers during opposite operating half-cycles. 
17. The method of claim 13, wherein said step of 
obtaining the difference in amplitude of the first and 
during Operating half-cycles; and alternately interconnecting is performed in repeated 
operating half-cycles and comprises: 
forming a composite error signal comprises: 65 forming a composite error signal further includes: 
second error signals. 
